The Commons

Back to Results

Patent Title: Method and apparatus for synchronized pipeline data access of a memory system

Assignee: IBM
Patent Number: US5615168
Issue Date: 03-25-1997
Application Number:
File Date:10-02-1995

Abstract: A method and apparatus for providing single clock cycle pipelined access of a memory system, which combines synchronization and self resetting techniques, includes an array of memory cells that are arranged into columns and rows and intercoupled by bit lines and word lines. The memory system also includes an address decoder and a sense enable circuit. The address decoder, upon receiving an address, interprets the address to enable a particular word line, or word lines, and to disable precharging of a bit line, or bit lines. With the word line active, the sense enable circuit generates a sense enable signal when the clock signal has encountered a transitional edge, or is in an active state. When the sense enable signal is active, the sense amplifier reads the data from the addressed memory cell via the bit lines to produce output data.


Link to USPTO

IBM Pledge dated 1/11/2005