The Commons

Back to Results

Patent Title: Automatic cache bypass for instructions exhibiting poor cache hit ratio

Assignee: IBM
Patent Number: US5625793
Issue Date: 04-29-1997
Application Number:
File Date:04-15-1991

Abstract: A cache bypass mechanism automatically avoids caching of data for instructions whose data references, for whatever reason, exhibit low cache hit ratio. The mechanism keeps a record of an instruction's behavior in the immediate past, and this record is used to decide whether its future references should be cached or not. If an instruction is experiencing bad cache hit ratio, it is marked as non-cacheable, and its data references are made to bypass the cache. This avoids the additional penalty of unnecessarily fetching the remaining words in the line, reduces the demand on the memory bandwidth, avoids flushing the cache of useful data and, in parallel processing environments, prevents line thrashing. The cache management scheme is automatic and requires no compiler or user intervention.


Link to USPTO

IBM Pledge dated 1/11/2005