![]() |
|
The Commons
Patent Title: Pipelined two-cycle branch target address cache Abstract: In a branch instruction target address cache, an entry associated with a fetched block of instructions includes a target address of a branch instruction residing in the next sequential block of instructions. The entry will include a sequential address associated with the branch instruction and a prediction of whether the target address is taken or not taken. Notes: |